Details

Subject(s)

• Semiconductors—Protection [Browse]
• Electric discharges [Browse]
• Integrated circuits—Protection [Browse]

Editor

• Liou, Juin J. [Browse]
• Iniewski, Krzysztof, 1960- [Browse]

Series

• Devices, circuits, and systems. [More in this series]
• Devices, Circuits, and Systems

Summary note

This book delivers timely coverage of component- and system-level electrostatic discharge (ESD) protection for semiconductor devices and integrated circuits. Illustrated with tables, figures, and case studies, the text brings together contributions from internationally respected researchers and engineers with expertise in ESD design, optimization, modeling, simulation, and characterization. It provides readers with a deeper understanding of ESD events, ESD protection design principles, important aspects of the modeling and simulation of ESD protection solutions, and vital processes including Si CMOS, Si BCD, Si SOI, and GaN technologies.

Notes

Description based upon print version of record.

Bibliographic references

Includes bibliographical references.

Source of description

Description based on online resource; title from PDF title page (ebrary, viewed December 12, 2015).

Language note

English

Contents

• chapter 1. Introduction to electrostatic discharge protection / Juin J. Liou
• chapter 2. Design of component-level on-chip ESD protection for integrated circuits / Charvaka Duvvury
• chapter 3. ESD and EOS : failure mechanisms and reliability / Nathaniel Peachey and Kevin Mello
• chapter 4. ESD, EOS, and latch-up test methods and associated reliability concerns / Alan W. Righter
• chapter 5. Design of power-rail ESD clamp circuits with gate-leakage consideration in nanoscale CMOS technology / Ming-Dou Ker and Chih-Ting Yeh
• chapter 6. ESD protection in automotive integrated circuit applications / Javier A. Salcedo and Jean-Jacques Hajjar
• chapter 7. ESD sensitivity of GaN-based electronic devices / Gaudenzio Meneghesso, Matteo Meneghini, and Enrico Zanoni
• chapter 8. ESD protection circuits using NMOS parasitic bipolar transistor / Teruo Suzuki
• chapter 9. ESD development in foundry processes / Jim Vinson
• chapter 10. Compact modeling of semiconductor devices for electrostatic discharge protection applications / Zhenghao Gan and Waisum wong
• chapter 11. Advanced TCAD methods for system-level ESD design / Vladislav A. Vashchenko and Andrei A. Shibkov
• chapter 12. ESD protection of failsafe and voltage-tolerant signal pins / David L. Catlett, Jr., Roger A. Cline, and Ponnarith Pok
• chapter 13. ESD design and optimization in advanced CMOS SOI technology / You Li.

Show 10 more Contents items

ISBN

• 9781351830980
• 1351830988
• 9781315215099
• 1315215098
• 9781482255898
• 1482255898

OCLC

925551154

Doi

10.1201/b18976

Statement on responsible collection description

Princeton University Library aims to describe library materials in a manner that is respectful to the individuals and communities who create, use, and are represented in the collections we manage. Read more...